📚 Circuit symbols and diagrams | 电路符号与图表
In digital electronics and computer science, circuit symbols and diagrams form the universal language for describing logic circuits. Whether you are analysing a simple AND gate or an entire processor data path, standardised symbols allow engineers, designers, and A-Level students to communicate circuit behaviour unambiguously. A firm grasp of these symbols is essential for interpreting schematic diagrams, constructing truth tables, and ultimately understanding how hardware executes software instructions.
在数字电子学和计算机科学中，电路符号与图表是描述逻辑电路的通用语言。无论是分析一个简单的与门还是整个处理器数据路径，标准化的符号都能让工程师、设计者和A-Level学生清晰无误地传达电路行为。牢固掌握这些符号对于解读原理图、构建真值表以及最终理解硬件如何执行软件指令至关重要。
1. Basic Logic Gate Symbols | 基本逻辑门符号
At the heart of every logic diagram lie three fundamental gates: AND, OR, and NOT. The AND gate symbol features a flat input side curving into a pointed output, often described as a 'bullet' shape. An OR gate has a similar curved back but tapers into a pointed output that emphasises the inclusive nature of the operation. The NOT gate, or inverter, is drawn as a triangle followed by a small circle (bubble) at its output, indicating logical inversion. These symbols are the building blocks for all higher-level combinational and sequential circuits.
每种逻辑图都基于三个基本门：与门、或门和非门。与门符号一端为平直的输入侧，另一端收窄为弧形输出，常被描述为“子弹”形。或门有着类似的弧形后背，但缩成一个尖输出，以强调其“或”运算的包容性。非门（反相器）则绘制为一个三角形，输出端带一个小圆圈（气泡），表示逻辑取反。这些符号是所有高级组合和时序电路的构建模块。
In the ANSI/IEEE standard commonly used in CIE A-Level examinations, the AND and OR gates adopt distinctive curved profiles, while the NOT gate keeps a straightforward triangular body. The presence of a bubble at any input or output inverts the signal at that point, a concept that becomes vital when dealing with NAND and NOR gates. Memorising these basic symbols correctly ensures that you can read any schematic without confusion.
在CIE A-Level考试中常采用的ANSI/IEEE标准里，与门和或门采用独特的曲线轮廓，而非门则保持简洁的三角形主体。任何输入端或输出端出现的圆圈都会将该点的信号取反，这一概念在处理与非门和或非门时尤为关键。准确记忆这些基本符号能让你毫无混淆地阅读任何原理图。
2. Compound Gates: NAND and NOR | 复合门：与非门和或非门
The NAND gate is simply an AND gate with an inversion bubble placed at its output. Its symbol looks identical to the AND gate except for the small circle on the output line. Functionally, the gate outputs logic 0 only when all inputs are logic 1, otherwise it outputs 1. The NOR gate follows the same pattern: it is an OR gate symbol with an output bubble, and produces a logic 1 only when all inputs are 0. These two gates are often called 'universal gates' because any other logic function can be built using only NAND gates or only NOR gates.
与非门只是一个输出端带有反相气泡的与门。其符号除了输出线上的小圆圈之外，与与门完全相同。功能上，该门仅在全部输入均为逻辑1时输出0，否则输出1。或非门遵循相同的模式：它是输出端带气泡的或门符号，仅当所有输入都为0时才输出1。这两个门常被称为“通用门”，因为任何其他逻辑函数都可以仅用与非门或仅用或非门来构建。
When drawing NAND and NOR gates, be careful to position the bubble precisely at the output vertex; a misplaced bubble could change the logic entirely. In circuit diagrams, you will often see these compound symbols used to reduce the total number of components. For instance, a single NAND gate plus inverters can replace a whole network of AND and OR gates. Being fluent in recognising these symbols speeds up your ability to simplify and analyse logic diagrams.
绘制与非门和或非门时，务必把气泡精确地放在输出顶点；错位的气泡可能完全改变逻辑。在电路图中，你常会看到这些复合符号被用来降低元件总数。例如，单个与非门加上反相器就能替代整个与门和或门网络。熟练识别这些符号可加快你简化和分析逻辑图的速度。
3. XOR and XNOR Gates | 异或门和同或门
The exclusive-OR (XOR) gate symbol resembles an OR gate but adds an extra curved line just behind the input side. This extra arc distinguishes the XOR operation, which outputs 1 only when an odd number of inputs are 1. The XNOR gate, also called the equivalence gate, is an XOR gate with an inversion bubble at the output. It gives a logic 1 output when an even number of inputs (including zero) are high. Both symbols appear frequently in arithmetic circuits, parity checkers, and error-detection logic.
异或门（XOR）符号类似于或门，但在输入侧后面增加了一条额外的弧形线。这条额外弧线区分了异或操作，即仅当奇数个输入为1时输出1。同或门，也称等效门，是输出端带反相气泡的异或门。当偶数个输入（包括零个）为高电平时，它输出逻辑1。这两种符号经常出现在算术电路、奇偶校验器和错误检测逻辑中。
ion where the XOR symbol itself is modified to include an inversion circle. Practise redrawing these gates from Boolean expressions, such as A XOR B = (A AND NOT B) OR (NOT A AND B), to strengthen your link between algebra and diagrams.
在许多A-Level原理图中，同或门被画成异或门符号输出端加一个气泡。另一种常见写法是直接在异或符号上做修改，把反相圆圈包含在内。通过布尔表达式（例如 A XOR B = (A AND NOT B) OR (NOT A AND B)）练习重绘这些门，可强化代数与图形之间的联系。
4. Boolean Expressions and Their Diagrams | 布尔表达式与其图表
letters, gates become operators, and bubbles denote complement (NOT). For example, if input A enters a NOT gate and the result feeds into an AND gate with input B, the output expression is F = ¬ etween symbols and algebra is a core skill tested in the CIE Computer Science examination.
每个逻辑图都直接对应一个布尔表达式。从左到右阅读电路时，你可以提取表达式：输入是字母，门变成运算符，气泡表示补码（非）。例如，若输入A经过一个非门，然后其输出与输入B一起送入与门，则输出表达式为 F = ¬A · B。能在符号与代数之间快速转换是CIE计算机科学考试测试的核心技能之一。
When drawing diagrams from an expression, start by identifying the highest-priority operations. Use brackets to dictate the order: the expression (A + B) · ¬C tells you to OR A and B first, then AND the result with the inverse of C. Draw the OR gate, an inverter on C, and finally an AND gate combining the two intermediate signals. This systematic approach prevents errors and helps you manage complex logical sentences.
根据表达式绘制图表时，先从最高优先级的运算开始。使用括号规定顺序：表达式 (A + B) · ¬C 告诉你先将A和B进行或运算，然后将结果与C的反相进行与运算。画出或门，接着在C上画一个反相器，最后用一个与门把两个中间信号组合起来。这种系统化方法能防止错误，并帮助你处理复杂的逻辑语句。
5. Drawing Conventions for Logic Circuits | 逻辑电路绘图规范
Well-structured logic diagrams follow a set of graphical conventions: inputs typically appear on the left (or top), and outputs on the right (or bottom). Wires should run horizontally or vertically with minimal crossings. When two wires connect, a junction dot is drawn; when they cross without connection, no dot is used. Signal flow moves from left to right, mimicking the reading direction of a Boolean expression. These conventions help examiners interpret your work quickly and avoid ambiguity.
结构良好的逻辑图遵循一套图形规范：输入通常置于左侧（或顶部），输出位于右侧（或底部）。导线应水平或垂直走线，尽量减少交叉。两根线连接时，要画出连接点；不相连的交叉线则不画点。信号流从左向右移动，模仿了布尔表达式的阅读方向。这些规范有助于考官快速解读你的作答，避免歧义。
Label every input and output with clear, single-letter or short identifiers. In complex circuits, intermediate nodes may also be labelled to aid debugging. Use a consistent line weight and avoid overcrowding components. If your circuit becomes too wide, break it into functional blocks connected by labelled nets. Neatness and consistency are as important as logical correctness in high-stakes exams.
用清晰的单字母或简短标识符标注每一个输入和输出。在复杂电路中，中间节点也可以标注以便调试。使用一致的线宽，避免元件过于拥挤。如果电路变得太宽，可将其拆分为由带标签的网络连接的若干功能块。在高风险考试中，整洁和一致性与逻辑正确性同样重要。
6. Signal Flow and Connection Dots | 信号流与连接点
A single misplaced connection dot can turn a correct design into a non-functional circuit in terms of marking. Connection dots indicate electrical contact between two wires; their absence means the wires simply pass over one another. In logic schemes, always use a small filled circle at T-junctions where two or more signals merge. If a line changes direction with a right-angle corner, no dot is required.
在评分时，一个错位的连接点就能把正确的设计变成废图。连接点表示两个导线之间发生电气接触；没有点则意味着导线彼此跨越。在逻辑方案中，对于两个或多个信号汇聚的T形接口，总要画上一个小实心圆。如果线条在直角拐角处改变方向，则无需画点。
Signal flow direction is normally implied, but adding small arrowheads can be helpful in hand-drawn diagrams. Buses (multi-wire lines) are often represented by a thicker line with a slash and a number indicating the bus width, e.g., a 4-bit bus marked as '4'. This abstraction simplifies diagrams for registers, data paths, and arithmetic-logic units. While not always tested explicitly, understanding bus notation demonstrates advanced schematic literacy.
信号流方向通常是隐含的，但在手绘图中添加小箭头会很有帮助。总线（多线线路）常用一条粗线表示，并带有斜线和表示总线宽度的数字，例如标记为“4”的4位总线。这种抽象能简化寄存器、数据路径和算术逻辑单元的图表。虽然不一定直接考查，但理解总线表示法展示了高级原理图素养。
7. Standard Symbol Sets: ANSI vs IEC | 标准符号集：ANSI 与 IEC
gular blocks with function labels). CIE A-Level Computer Science predominantly employs ANSI-style symbols, so a typical AND gate looks like a curved D, and an OR like a shield with a pointed nose. The IEC symbols use a rectangle containing '&' for AND, '>=1' for OR, and '1' for a buffer, which are sometimes seen in datasheets and international textbooks.
全球范围内，逻辑门有两个主流符号集：ANSI/IEEE标准（曲线形状，特色鲜明）和IEC 60617标准（带有功能标签的矩形块）。CIE A-Level计算机科学主要采用ANSI风格的符号，因此典型的与门看起来像一个弯曲的D形，或门像一个带尖头的盾牌。IEC符号则使用矩形，其内部含'&'表示与门，'> =1'表示或门，'1'表示缓冲器，这些符号有时会出现在数据手册和国际教材中。
Recognising both conventions is beneficial because modern software tools and datasheets may favour the IEC approach. If an exam question presents an unfamiliar rectangle with '&', you should instantly read it as an AND gate. None of the underlying logic changes; only the visual representation differs. You can think of ANSI symbols as the 'shape' language and IEC symbols as the 'box' language of digital design.
识别两种约定是有益的，因为现代软件工具和数据手册可能更偏爱IEC方式。如果考题中出现一个标有'&'的陌生矩形，你应立即将其识别为与门。底层的逻辑没有任何改变，只是视觉表示不同。你可以把ANSI符号视为数字设计的“形状”语言，而IEC符号则是“方框”语言。
8. Integrated Circuit Pin Diagrams | 集成电路引脚图
Moving beyond gate-level symbols, A-Level students must interpret selected integrated circuit (IC) pinout diagrams. A classic example is the 7400 quad 2-input NAND chip. Its datasheet symbol shows a rectangular body with pin numbers, Vcc (power) and GND (ground), and four independent NAND gates. Pin diagrams translate a logic schematic into the physical package you would use on a breadboard or in a PCB design.
除了门级符号之外，A-Level学生还必须学会解读部分集成电路（IC）的引脚图。7400四路2输入与非门芯片是一个典型例子。其数据手册符号显示一个矩形主体，带有引脚编号、Vcc（电源）和GND（地），以及四个独立的与非门。引脚图将逻辑原理图转换为你在面包板或PCB设计中会使用的物理封装。
In an exam, you may be asked to draw a connection diagram using an IC such as a 4001 NOR gate or a 74138 decoder. You need to know standard pin arrangements: for TTL chips, pin 7 is often GND and pin 14 is Vcc. When combining multiple gates, show how external wires connect to the appropriate pins. Careful pin numbering ensures your design is both logically correct and physically implementable.
在考试中，你可能需要画出使用4001或非门或74138解码器等IC的连接图。你需要了解标准引脚排列：对于TTL芯片，引脚7通常为GND，引脚14为Vcc。组合多个门时，要画出外部导线如何连接到适当的引脚。仔细的引脚编号可确保设计不仅在逻辑上正确，而且物理上可实现。
9. Higher-Level Combinational Blocks | 高级组合模块符号
As circuits grow in complexity, designers encapsulate common functions into modular blocks with their own symbols. Examples include multiplexers (MUX), demultiplexers (DEMUX), encoders, decoders, half-adders, and full-adders. A multiplexer symbol is typically a trapezoid or rectangle with data inputs, select lines, and one output; a half-adder shows two inputs (A, B) and two outputs (Sum, Carry). These blocks hide internal gate-level detail, emphasising functional behaviour instead.
随着电路复杂性增加，设计者将常见功能封装成具有自身符号的模块。例子包括多路选择器（MUX）、多路分配器（DEMUX）、编码器、解码器、半加器和全加器。多路选择器符号通常是一个带有数据输入、选择线和一条输出的梯形或矩形；半加器则展示两个输入（A、B）和两个输出（和、进位）。这些模块隐藏了内部的门级细节，转而强调功能行为。
When drawing such blocks, always label signal names clearly. For a 4-to-1 MUX, indicate four data lines D0–D3, two select lines S0–S1, and output Y. You may also include an enable input (EN). Treat each block as a black box, then connect multiple blocks to create complex systems like arithmetic-logic units. Practising with block diagrams bridges the gap between gate-level design and system-level architecture.
绘制这类模块时，一定要清晰地标注信号名。对于4选1多路选择器，要标明四条数据线 D0–D3、两条选择线 S0–S1 以及输出 Y。你还可以包含使能输入（EN）。将每个模块视为黑盒，然后连接多个模块来创建如算术逻辑单元这样的复杂系统。练习框图能弥合门级设计和系统级架构之间的鸿沟。
10. Tips for Reading and Constructing Logic Diagrams | 阅读和构建逻辑图的技巧
Start by identifying the outermost gates that drive the final outputs, then trace backwards toward the inputs. This reverse-reading technique helps you derive the Boolean function step by step without getting lost in the middle. When drawing from scratch, begin with the inputs, place the necessary gates according to the expression's structure, and route wires carefully. Always double-check that every input connects to the intended destination and that no floating inputs remain.
先从驱动最终输出的最外层门开始识别，然后反向追溯至输入。这种反向阅读法能帮助你一步步推导出布尔函数，而不会在中间迷失。从头绘制时，先放置输入，根据表达式的结构布置所需门，再仔细布线。务必双重检查每个输入是否连接到了预期的目的地，且没有悬空的输入残留。
Convert your diagram back into an expression and see if it matches the original specification. This checks your work and deepens your understanding. Use colour coding (if permitted) for different signal paths to help visualise the flow. Most importantly, keep practising with past paper questions, because speed and accuracy in drawing logic diagrams come only through repeated hands-on experience, which is vital for A-Level success.
将你的图重新转换为表达式，看它是否与原始规格匹配。这既能检验你的作业，也能加深理解。如果允许，可以对不同信号路径进行颜色编码，以帮助可视化流程。最重要的是，坚持使用历年真题进行练习，因为绘制逻辑图的速度和准确性只能通过反复动手实践来获得，这对A-Level的成功至关重要。
Published by TutorHao | Computer Science Revision Series | aleveler.com
更多咨询请联系16621398022（同微信）
或截图后用「扫一扫 → 相册」选择本图